Arrive/FPGA_LVDS_PROTOCOL_ANALYSER
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
4 Commits 1 Branch 0 Tags
648470fe35148118388a571e6cd2a940875e374a
Commit Graph

4 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
David Rice
648470fe35 v0.1.5: fix bump_version.py BOM/encoding/CRLF, fix double banner on power-up 2026-06-10 13:12:57 +02:00
David Rice
134d1e7b7f Update banner: 51-char separators, version field v0.1.0, add bump_version.py 2026-06-10 10:29:49 +02:00
David Rice
2df6904a97 Fix .gitignore to exclude all Quartus generated files 2026-06-10 09:35:04 +02:00
David Rice
6ffca3d97f Initial commit: LVDS Protocol Analyser v1.0.0 2026-06-10 09:32:26 +02:00