Arrive/FPGA_LVDS_PROTOCOL_ANALYSER
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2 Commits 1 Branch 0 Tags
2df6904a97473e5e956e3300688c60c58b2fd1dc
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE

README.md

Introduction

FPGA_LVDS_PROTOCOL_ANALYSER - LVDS ANALYSER BASED ON DS90CF386 AND ALTERA CYCLONE-IV FPGA

Reference in New Issue View Git Blame Copy Permalink
Description
LVDS Analyser based on DS90CF386 and Altera Cyclone-IV FPGA
Readme 6.3 MiB
Languages
Verilog 89.8%
Tcl 7%
Python 3.2%