32 lines
1.3 KiB
Plaintext
32 lines
1.3 KiB
Plaintext
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Copyright (C) 2025 Altera Corporation. All rights reserved.
|
|
# Your use of Altera Corporation's design tools, logic functions
|
|
# and other software and tools, and any partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Altera Program License
|
|
# Subscription Agreement, the Altera Quartus Prime License Agreement,
|
|
# the Altera IP License Agreement, or other applicable license
|
|
# agreement, including, without limitation, that your use is for
|
|
# the sole purpose of programming logic devices manufactured by
|
|
# Altera and sold by Altera or its authorized distributors. Please
|
|
# refer to the Altera Software License Subscription Agreements
|
|
# on the Quartus Prime software download page.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Quartus Prime
|
|
# Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
|
|
# Date created = 08:48:23 June 10, 2026
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
|
|
QUARTUS_VERSION = "25.1"
|
|
DATE = "08:48:23 June 10, 2026"
|
|
|
|
# Revisions
|
|
|
|
PROJECT_REVISION = "lvds_monitor"
|