Arrive/FPGA_LVDS_PROTOCOL_ANALYSER
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Initial commit: LVDS Protocol Analyser v1.0.0

Browse Source
This commit is contained in:
David Rice
2026-06-10 09:32:26 +02:00
commit 6ffca3d97f
146 changed files with 8230 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
lvds_monitor.map.summary Normal file
View File

@@ -0,0 +1,14 @@
Analysis & Synthesis Status : Successful - Wed Jun 10 09:07:02 2026
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Revision Name : lvds_monitor
Top-level Entity Name : top
Family : Cyclone IV E
Total logic elements : 1,990
Total combinational functions : 1,853
Dedicated logic registers : 319
Total registers : 319
Total pins : 7
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0