Files
FPGA_LVDS_PROTOCOL_ANALYSER/lvds_monitor.map.summary

15 lines
462 B
Plaintext
Raw Normal View History

Analysis & Synthesis Status : Successful - Wed Jun 10 09:07:02 2026
Quartus Prime Version : 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
Revision Name : lvds_monitor
Top-level Entity Name : top
Family : Cyclone IV E
Total logic elements : 1,990
Total combinational functions : 1,853
Dedicated logic registers : 319
Total registers : 319
Total pins : 7
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0