FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.root_partition.map.reg_db.cdb

<00>
oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition<6F><00>
K
<00>x
<01><><EFBFBD>JQ<10>W<EFBFBD>DA4<41><34><EFBFBD><10>
ll<><08>!<21>&<26><>hX<>++[<0B>
<01><1C><><EFBFBD>OD<><44>3{Ŭ<>-20<32>{g<>9w<39><77>M!<21><><12><>/<2F>D1<44><31><<0F>Ep<45><70>(Z#F<>r<EFBFBD><72><EFBFBD><15><><EFBFBD>R<EFBFBD>4<EFBFBD>p<>?'˜<><CB9C>S<EFBFBD><53><EFBFBD><EFBFBD><EFBFBD><EFBFBD>v<EFBFBD>¾
<EFBFBD><14>]<19>}N<><4E>㧋<EFBFBD>z<EFBFBD><7A><7<><37>n<EFBFBD>=}<7D><><EFBFBD><EFBFBD><EFBFBD>\Zۤ<5A>g<EFBFBD>:I<>7<04><><<3C><><EFBFBD><EFBFBD>8<EFBFBD>x<EFBFBD><78><EFBFBD><EFBFBD><EFBFBD>1<>><3E><>\V_<56><5F><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>B<16>o<EFBFBD><6F><EFBFBD>`<60>ZE׹<45><D7B9><EFBFBD><EFBFBD>7,<2C>x<EFBFBD><07><07><>
d<>5W}<7D>s<EFBFBD><73><17>9<>Yp<59>lcЩ<63>p<EFBFBD><70><EFBFBD>><<3C>
<0A><02>c<06><><ߣ<>"<22>]<5D><>{y'Gj<47>|<7C><>v<EFBFBD>8oW_<57><5F>r<><72>1e<31>9<EFBFBD><39>v<EFBFBD><76>h<EFBFBD><68>_<1B><><EFBFBD><EFBFBD>9<EFBFBD>#U<><55>$2ʿY<CABF>'<27>h#Y<><59>oI<0B>t<EFBFBD><74><EFBFBD>_<EFBFBD>t<EFBFBD>
<00><>x
bg`dh```p<>}<7D><>H3
<01><;<3B>8<EFBFBD><07>;<3B><><EFBFBD><07><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>iw<69><77>נ<>x'&	<09><><EFBFBD><EFBFBD>Y<><14>(<10>1B<31>@<40><><EFBFBD>g<14>.f<07><>R<EFBFBD>7,@d<>$#t<04><>:{<7B><>`
<01>_<EFBFBD>-5<><17>ZE<><45><EFBFBD><EFBFBD>h<7F><68>kp0\+<2B>H<><48>Ff<46>)-<2D><>A<EFBFBD>H<EFBFBD>ac<61>JGrM<06><><07>2(ʁ6x<36><78>C<EFBFBD><43><EFBFBD><EFBFBD>s<EFBFBD>gg9@i,<2C>+<2B>L<EFBFBD>KMQ<4D><51>+
<00><>