Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.map.bpm

4 lines
809 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite EditionH<00><00>)x<01><><EFBFBD>N<EFBFBD>0<14>Q<EFBFBD>o<EFBFBD>G<EFBFBD>H <0C>;<3B>/c<><63><19><><EFBFBD><EFBFBD>.<2E><>!|b5<1A>Yہ0nX<6E><58><EFBFBD><EFBFBD>n<EFBFBD>_<EFBFBD><5F><EFBFBD><EFBFBD>_ K<>V*<2A>q<1C>y<EFBFBD>
ݩ:ީ<>*;<3B>3<0F>2<10><07><><<3C>8@ <0E><07>8<0E><03>8<0E><03>8<0E><03>8<0E><03>8Pā<50>t˿<74><1D>ޫQ)+<0F><1E><>ya<79>r<EFBFBD><08><><EFBFBD><EFBFBD><EFBFBD><16> <0A><>x+<2B>{<02> <0A><>|C<><43><03>8<0E><03>8<0E><03>8<0E><03>8<0E><03>8<><38><78><DFBE><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>zA~ ?6<>e<><65>b<12><>"W<>V<EFBFBD>=<3D>t<EFBFBD>Xmof<6F>k<EFBFBD><6B>t:<3A>:<3A><>m<EFBFBD><6D>f<EFBFBD>2<>k<EFBFBD>Z7g<37><67><EFBFBD><EFBFBD>h<EFBFBD>gr<67>k<EFBFBD><6B>}V;<14><><EFBFBD><EFBFBD>l<EFBFBD>N<EFBFBD><4E>6<EFBFBD>R<EFBFBD><EFBFBD><E994A3><EFBFBD>(U<>m 7N<37><4E><EFBFBD><EFBFBD>9O<39><4F>]nO7Lc<14>-<2D>s<16><>Kylx<6C><1D><>h<EFBFBD><68>6"<22>wYq<59><71><0F>?<3F>˘<EFBFBD>t<EFBFBD>HӠg<D3A0>K$N<>gZ<67><5A><EFBFBD>B<1C>V찡<56><ECB0A1>׶5I9<1B><>[<5B><18> <0B><>E(6<><36>4<EFBFBD><34>5F#<23><><EFBFBD><17><1A>BKGE<47>T^<5E>O<EFBFBD>'<15><><EFBFBD>8S<38><53><EFBFBD><EFBFBD>F]<5D> <0A>7<19>kKj<>PC<50><43><EFBFBD>:/<14><>ʾ<EFBFBD><CABE><EFBFBD><EFBFBD><EFBFBD>*<2A><><EFBFBD>I<0F><><EFBFBD>3]<5D>/1?<3F><>(얄<14><>e^<5E>w8V*2$jd<><64><EFBFBD><00><>xbe`dh````<60>[<11><08><><EFBFBD>X<19><>|<7C><><EFBFBD>C<EFBFBD>\<1C>"<22><03><>B<EFBFBD>}<1D><1C>]<5D><>]C<1C><1C>]<5D>,<2C><><EFBFBD><><05><><EFBFBD>X<12><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>U;3<><01><><EFBFBD><EFBFBD>uA601<10>l p
<EFBFBD> <0C><><EFBFBD>ca`
<EFBFBD><00>1 ~f^ +<2B>LH<>$x<><78><EFBFBD>$<24>ʪ<EFBFBD><CAAA>(3/<00><>