Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.cmp.bpm

4 lines
825 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition<6F>J<00><00>9x<01><><EFBFBD>N<EFBFBD>@<10><><EFBFBD>!Fo|<1F><><EFBFBD>(<28><19><>F<EFBFBD><46><EFBFBD>Mi V<>۴<EFBFBD><DBB4><EFBFBD>-<2D>ht<74><7F>*<2A><>b<>M<EFBFBD>-3<><33>ٙ<EFBFBD><D999>*<2A>e<EFBFBD><65><EFBFBD><EFBFBD>˺<EFBFBD><CBBA><EFBFBD>t}D']<5D><>N<@?d<>@?<3F><0F><00><>q<EFBFBD>8`<1E><03>9@<0E><03>9@<0E><03>9@<0E><03>9@<0E><03><>,T2<54><32><EFBFBD><EFBFBD><EFBFBD><EFBFBD>\ <0A><><({<7B><><EFBFBD><EFBFBD>yʍ#<23><><EFBFBD>.<2E>[<5B>7<EFBFBD><> <09>7<EFBFBD><1B><><EFBFBD>F<0E><03>9@<0E><03>9@<0E><03>9@<0E><03>9@<0E><03><>|<0E>y<EFBFBD>j<EFBFBD><07>g<EFBFBD>χ<EFBFBD><17><0F>/<2F><>/<2F><0F><>2<EFBFBD><32><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>b<>/<2F><><EFBFBD>ʢ<EFBFBD>Y<><59>i<EFBFBD>e<EFBFBD><><D1BA>n<><6E><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>9<EFBFBD><39><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>啨"ƴ<>fdo*63Y<33>ndE<64>Fn<46><18>}s<><73>B<EFBFBD>0}1|<7C><><EFBFBD>}<02>u<EFBFBD>-<2D><>Z<EFBFBD> Fm UsѴ;<3B>'v<><07>m<EFBFBD><6D>vK<76><4B><EFBFBD><1F><>݋<EFBFBD><DD8B>={<7B><18>0Hel<07><1B>P:<03>umW<0E>`<60>{"r<>4H&_<><5F>b)<29>B<EFBFBD>M`q"<22>2O<32><4F>2<EFBFBD>U<>sbOt<07>}h:<3A>T<EFBFBD><54><1F><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>0I<30><49>Œ<EFBFBD><C592>Y<EFBFBD><59><EFBFBD><EFBFBD>5jX7j<37>SP<05><><02>t<EFBFBD>>Q 7<><37>4<EFBFBD>.<2E>g<EFBFBD><67><EFBFBD><15>7<04><>7(<28><>T<EFBFBD>~<7E><>3 a<><61><EFBFBD>5<EFBFBD>G<EFBFBD>: х<>G2J<32>N:<3A><><EFBFBD>q><3E><>LlN<6C><4E><EFBFBD><EFBFBD><07>f4<66><34><EFBFBD>$<24>
#m<><00><>xbe`dh````<60>[<11><08><><EFBFBD>X<19><>|<7C><><EFBFBD>C<EFBFBD>\<1C>"<22><03><>B<EFBFBD>}<1D><1C>]<5D><>]C<1C><1C>]<5D>,<2C><><EFBFBD><><05><><EFBFBD>X<12><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>U;3<><01><><EFBFBD><EFBFBD>uA601<10>l p
<EFBFBD> <0C><><EFBFBD>ca`
<EFBFBD><00>1 ~f^ +<2B>LH<>$x<><78><EFBFBD>$<24>ʪ<EFBFBD><CAAA>(3/<00><>