Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(8).cnf.hdb

4 lines
682 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition<6F><00>v<00>x<01>R=OAET0<54><30>%<25>5jg<6A>)li(<08><>ޞ <09>x1<>q<1B>8<EFBFBD>vg<76><67>
&<26><>Λ7<1F><>.ƺt\<5C><>-<2D><>9<EFBFBD><04>}{t<1E>!<21><>.<2E><><EFBFBD>E<EFBFBD><45>Z<EFBFBD>R<EFBFBD>E<EFBFBD> I<><49>x<EFBFBD>;<3B><>4<EFBFBD><12>G<EFBFBD><47><EFBFBD>/<2F><>s<EFBFBD>J<EFBFBD><4A>*<2A><>m<EFBFBD><12>Z<EFBFBD>xWV<57><56><0E>w%<11>'<27>~<02>?3<><33>m<1F>V<EFBFBD> <0C>w<EFBFBD>w<EFBFBD>v<EFBFBD>T<03><><EFBFBD>ý<EFBFBD>!<21>/e<>b,<1E><> Ck<43><6B><EFBFBD><EFBFBD><EFBFBD><EFBFBD>9㔶 <09><>hR<68>kM[<5B>#<23><17><><EFBFBD><16><>$<24>T6"o<>;<3B>*[2<07>F<10><>h<EFBFBD><68>CTH<54><48><1B>(<28><g'<27>?L"s8@x<>s+}<7D><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>B g{֦CX<43><58><EFBFBD><EFBFBD>"+<2B>x<EFBFBD>D<EFBFBD>\<5C><><00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>3> ͏<><CD8F><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk.<1B>fbQ <06><><1E>U<><55><EFBFBD><01><>~u<>V<10> <09>2P<32><01>A<EFBFBD>@<1B><><EFBFBD><07>y<><79>C<EFBFBD>fe<66><>O<18>P) <20><>1<EFBFBD>5"<22><><EFBFBD>5<EFBFBD>1<EFBFBD><31>#2><3E>?($<24><><EFBFBD>͟ <0A><12>
0i<><01><><EFBFBD>+<2B>⒢̼tv<74><76><14><><04><19># <20><1B><><EFBFBD>x<EFBFBD><78><EFBFBD><EFBFBD><EFBFBD>#<07>P"<22>y} <09><> <20>$<24>
C\#B<>Us<55><73><EFBFBD>XX<58>s&(<28>@<40>z<EFBFBD><00><><EFBFBD>t*<00><>