Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(7).cnf.hdb

4 lines
656 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition_<00>v<00>x<01>RMO1T<><54> <12>9p<39><70><EFBFBD>H<EFBFBD>{<7B>ʅ!M<>]\`?b<><62>^<5E><><EFBFBD><EFBFBD>v<EFBFBD>PLx<4C>K<EFBFBD>f潶<66>{y<><79>[,<2C><13><1A><><EFBFBD><><CEBA>_v)4q<34>5Z9<>j<EFBFBD>Ki7<69>Hg<>"oQ#<23><>K<EFBFBD>뤃b<EBA483>>z{<7B><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>1_<31>N%<25><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>k;<07><1F>(<28>O<EFBFBD><4F><EFBFBD>
<EFBFBD><EFBFBD><EFBFBD>!Eu<45>[<5B>e<EFBFBD><65><EFBFBD><EFBFBD><EFBFBD><EFBFBD>M<EFBFBD><4D>da<64><61><EFBFBD>6<EFBFBD><36>#<23><><EFBFBD><EFBFBD>f<EFBFBD>2%<25>`g<>!<21>GQz<51>5A~<7E>r<EFBFBD><72><EFBFBD>t{nS<6E><53><EFBFBD>!/<2F>.<2E><>-<2D><01>P<04><<3C>Q<EFBFBD>@J<>\<5C><><EFBFBD>C<EFBFBD>!<21><>P<EFBFBD><50> 2<><32><EFBFBD><EFBFBD><EFBFBD><7F><07>B<EFBFBD>4Z<34>g<EFBFBD><67><EFBFBD>
%<25><>h<EFBFBD><68><EFBFBD><00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>3n ̓<><CD83><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk.<1B>fbQ <06><><1E>U<><55><EFBFBD><01><>~u<>V<10> <09>2P<32><01>A<EFBFBD>@<1B><><EFBFBD><07>y<><79>C<EFBFBD>fe<66><>O<18>P) <20><>1<EFBFBD>5"<22><><EFBFBD>5<EFBFBD>1<EFBFBD><31>#2><3E>?($<24><><EFBFBD>͟ <0A><12>
0i9<><39>$<24>ʪ<EFBFBD><CAAA>(3/<2F><1D>#<23><>?A~K<>i<>`w<>ǃ<EFBFBD>=\}94<><12><><EFBFBD>K@^<07>$ U<18><11><><EFBFBD><13>/<2F><><16>3<EFBFBD><33><EFBFBD>=]<5D>^<5E>t:<00><>