Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(4).cnf.hdb

2 lines
697 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition~<00>v<00>x<01>T=O<>0 =<3D><><02>3p<33><70><EFBFBD> <0C>, U<><08><><EFBFBD>J<EFBFBD>/GBb)<29>I<EFBFBD>KE-<2D><><EFBFBD>%7<><37><EFBFBD><EFBFBD><EFBFBD>I<EFBFBD><49> [<18><>H<EFBFBD><48><EFBFBD>ڢ<EFBFBD>: <0B>5A7)<29><16>Sڍ,<19><>:_<>1)G<>ѮX<D1AE><58>k{o<>6<EFBFBD>W<EFBFBD><57>2e޲<65>ys2|<1E>5J<35>+<;+<2B>8r<38>%<25> <0B><><EFBFBD>u<18><1D>4h<4C>g{Z0#<23>UU<55><55><EFBFBD><EFBFBD><05>æ(ezsu}9<><39><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>wR<77><52>G<1A><>R<EFBFBD>E<EFBFBD>#Y<><59>p`o \H3N<33>@X<><58><EFBFBD>\,<2C>'q<><71><EFBFBD><EFBFBD>\<5C><12>=o)8<>O<15>;<3B>?r<>'<27><>=<3D>t<1A><><EFBFBD>ѫ ʠ<>Kg&Jc<1A><> w<>אO\Џ<><D08F><EFBFBD>?<3F>Z<EFBFBD>J<EFBFBD><4A>3<EFBFBD>Az\<5C><><EFBFBD>pl<70>Y<EFBFBD>;<3B><>_<EFBFBD>~<7E><1E><00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>31 -<2D><><EFBFBD><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk.+<2B>fbQ <06><><1E>U<><55><EFBFBD><01><>~u<>V<EFBFBD>*v <20><><EFBFBD> p
<06>4/>8$<24><><EFBFBD>b4+<2B>P<><50><EFBFBD><EFBFBD>0<EFBFBD>J<01>N<EFBFBD><4E><EFBFBD><11><1E><>A<EFBFBD>A<EFBFBD><1E><><01>A!<21><>~n<>l`<60>U<>H <17><>XY<15>e楳<65>}<7D><><EFBFBD>'<27><>`<1F>i<>`w<>ǃ<EFBFBD>=\}94<><12><><EFBFBD>K@^<07>$ U<18><11><><EFBFBD><13>/<2F><><16>3<EFBFBD><33><EFBFBD>=]<5D>^<5E>t:<00><>