Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(3).cnf.hdb

3 lines
613 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition<6F>_vex<01>QMO<4D>0 <0C><>` ! <09><><0E>9p<39><70>TQ㡲|@<40><72>?<3F>e<EFBFBD><65><EFBFBD><EFBFBD>i
H<EFBFBD><EFBFBD><EFBFBD>g<EFBFBD>9v<EFBFBD>嬷[<5B>),<2C><><EFBFBD><05>溇 <<3C><>b7<62><37><EFBFBD><EFBFBD>2<EFBFBD><32><EFBFBD>eR_<><5F>ATm<54>Im<49><6D><EFBFBD><EFBFBD><EFBFBD><EFBFBD>|hȅxKV5nf>m<><6D><EFBFBD>FS<46><53>a<EFBFBD>T|<7C>N<EFBFBD>ZH<><48><EFBFBD>P<EFBFBD>]<5D>.}s<73><7F><EFBFBD><EFBFBD>ʆ<EFBFBD>+<2B>0<EFBFBD>dO1F<31>e<EFBFBD><16><>AY<41><59><EFBFBD> <20>D<EFBFBD><44><EFBFBD>!<21>N8<4E>E1F<><46>8 <1B>xX<><58>G .<1E><>di#e<><65>t<EFBFBD><74><EFBFBD>*q]<5D>ӈ5Z#1<>×<EFBFBD>w?<00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>3 ͉<><CD89><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk. <0B>fbQ <06><><1E>U<><55>2<><32><EFBFBD>5[a<06>@U<06>m<04><12><><EFBFBD>1<><31>A<02>`g<>?a<>C<EFBFBD><43>|'<27>`׈xO<> <20> g<><67><EFBFBD><00><><EFBFBD>xO?76<7F>K<EFBFBD>*<2A><00><><07><>KR<4B><52><EFBFBD>K<EFBFBD>2<EFBFBD><32><EFBFBD><EFBFBD>>Rx<52><13>g<EFBFBD><67>D<EFBFBD><44>o<EFBFBD>;<3B><><EFBFBD><EFBFBD><1E><><EFBFBD> @<40><><EFBFBD><EFBFBD>% <20><>L<EFBFBD><4C>* q<>AW<41> <09>ca ̙<>P՞.@/y<><01>
<00><>