FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(17).cnf.hdb

<00>
oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite EditionR<00>v
<00>x
<01>V<EFBFBD>K<EFBFBD>0<14>S6<53>=l2<15><07>7<EFBFBD><37><EFBFBD><1F>><3E><><EFBFBD>EJ<45>u<16>T<EFBFBD><54>{<7B><1B>^<5E><>sOn<4F>4
<0A>cI<><49><EFBFBD><EFBFBD><EFBFBD>J҅W<D285><57>4,<2C>'<27>-<2D><>n<EFBFBD><6E><EFBFBD><EFBFBD><EFBFBD>=<3D>C<EFBFBD>#<23><>}i<><69>"WI]V<><56><EFBFBD><EFBFBD>"<22><><EFBFBD>D<1F>MY癪!<21><>"<22>U<EFBFBD>U<EFBFBD><55><EFBFBD>|<7C><>&N<><4E>x<EFBFBD>\ј<>+TY1<><31>@󛪬<><F39BAAAC>:-+<06><>Y&<26>
<0A><><EFBFBD>z{#;f<1B><><EFBFBD><19><>Ƥ<EFBFBD>@<40><>O&<13><><EFBFBD>̶H{(<04><>-"<22>S?;9=><3E>c<16><><EFBFBD><08>a"<22><>{!<21>NKX<4B>zq<18><><0F><><07><>_rv<72><76><EFBFBD>C䗇<43><E49787><08><>s<12><><EFBFBD><EFBFBD>~<7E>
t
El<45><00>S3
<0A>*<2A><11>F<EFBFBD><46><EFBFBD><12>$G#v<>G<EFBFBD>Q5<51>'J<><4A><EFBFBD>U<EFBFBD>V<EFBFBD>|v<><76>z<EFBFBD><7A><EFBFBD>^<5E>8@<40>&<26><17><>rqv<71><76><EFBFBD>W<17>̹8<CCB9><0C>>҈<><D288><EFBFBD><EFBFBD><EFBFBD><0E>|<7C>!<21>u&<26><>u<EFBFBD><02>\<5C><02><><1E>@yq<08>+By.<2E><19>s><3E><05>l<EFBFBD><6C><EFBFBD><EFBFBD><EFBFBD>Opq<70><71>&<26><><EFBFBD>u<EFBFBD>Ս<EFBFBD>gS<67>C<>P"1<1D>
<01>C.<2E>y<EFBFBD><79>2-<2D>VnD<6E><44><EFBFBD><EFBFBD><04>2<EFBFBD><32>nM<><4D><EFBFBD><EFBFBD>v׺d<D7BA><64><EFBFBD>D<EFBFBD><44>ӫ줨M~??tPa<50><61><EFBFBD><EFBFBD>G*~<7E>:<3A><><EFBFBD><EFBFBD>	<09>"q lĽ<6C>@<40><>-<2D><>6~<7E><>N/><3E>ȿ<EFBFBD><C8BF>ǶQ<C7B6>t_]<>ӫ'<00><>x
<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><><0C><>&
<01>p<EFBFBD>v<EFBFBD>3# m<><6D><EFBFBD><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A
(<28>3Rk.;<3B><>bQ <06><><1E>U<><02><>~u<>V<EFBFBD>*N <20><><EFBFBD>p
<06>4/>8$<24><><EFBFBD>b4+<2B>P<><50><EFBFBD><EFBFBD>0<EFBFBD>J
<01>N<EFBFBD><4E><EFBFBD><11><1E><>A<EFBFBD>A<EFBFBD><1E><>
<01>A!<21><>~n<>l`<60>U<>
H<17><>XY<15>e楳<65>}<7D><><EFBFBD>'<27><>`<1F>i<>`w<>ǃ<EFBFBD>=\}94<><12><><EFBFBD>K@^<07>$	U<18><11><><EFBFBD><13>/<2F><><16>3<EFBFBD><33><EFBFBD>=]<5D>^<5E>t:<00><>