Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(16).cnf.hdb

4 lines
691 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition~<00>v<00>x<01>T=O1 -P( <04> $f<>|<7C>tg<74><67>€<EFBFBD> <09>"HZ<48>;<3B>:<12><><EFBFBD><EFBFBD>i<0E><>Ć%+<2B>_/<2F><><EFBFBD><EFBFBD>
<EFBFBD>K<EFBFBD><EFBFBD><1F>2<EFBFBD>n4(<28>Z+<2B><><EFBFBD><EFBFBD> a*<2A>Sڍ-<2D>+<2B><><EFBFBD><08><><EFBFBD><EFBFBD>hWt<08><>><18>G<EFBFBD><47><<3C>L<EFBFBD><4C><EFBFBD>t<1E><><EFBFBD><EFBFBD>L<EFBFBD>t<EFBFBD><74><EFBFBD>Ya'<27>s<EFBFBD><73>P<><50>}R<07> ;<3B>5m.<2E>3<EFBFBD><35><CC9E><EFBFBD><18><><07><>s(<28>l<EFBFBD><6C>o<>~68<36>]<5D><>^<5E>\<5C>H<EFBFBD>R<><52>Hr<48>#[<5B>7<0E> <0A>+<2B><>R
<EFBFBD><EFBFBD><1B><>b[]<5D>K<EFBFBD><4B>'r<>H\b ̼<><CCBC><EFBFBD>V<EFBFBD>Uw<>0f7<02>!<21>><3E>"i䷣5<05><><EFBFBD>M<EFBFBD>n<EFBFBD><6E>+j\<5C><>Ý;<<3C><><EFBFBD><EFBFBD><EFBFBD>!<21>_<>g<EFBFBD><67><EFBFBD><EFBFBD><EFBFBD>W|<7C><><EFBFBD><EFBFBD>ub<75>-<2D>?<3F><>^<5E>Q<EFBFBD>F<EFBFBD><00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>31 -<2D><><EFBFBD><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk.+<2B>fbQ <06><><1E>U<><55><EFBFBD><01><>~u<>V<EFBFBD>*v <20><><EFBFBD> p
<06>4/>8$<24><><EFBFBD>b4+<2B>P<><50><EFBFBD><EFBFBD>0<EFBFBD>J<01>N<EFBFBD><4E><EFBFBD><11><1E><>A<EFBFBD>A<EFBFBD><1E><><01>A!<21><>~n<>l`<60>U<>H <17><>XY<15>e楳<65>}<7D><><EFBFBD>'<27><>`<1F>i<>`w<>ǃ<EFBFBD>=\}94<><12><><EFBFBD>K@^<07>$ U<18><11><><EFBFBD><13>/<2F><><16>3<EFBFBD><33><EFBFBD>=]<5D>^<5E>t:<00><>