Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(15).cnf.hdb

3 lines
603 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition<6F>Uv[x<01>Q<EFBFBD>
<EFBFBD>0<10>Q_ (<28>Y<x<><03><>R<EFBFBD><52><EFBFBD>6<EFBFBD><36>Ի<D4BB>^<5E>N<EFBFBD><4E>Q<EFBFBD>. <0C><>L<EFBFBD><4C>I0<49>Ĝ<EFBFBD>><04>Y<EFBFBD><00>qn݃-<2D>mLy5<79><35>D<>)4H<34>q6a<12>y<EFBFBD><13><19> ת<>);c^<5E><>R<EFBFBD>c<EFBFBD>_t<5F><74>[<5B>(L2}<7D>*[<5B>g2TF<54><46><EFBFBD>y<EFBFBD>N<04><>p<EFBFBD>}A<>_P4<34><7F><10>U׵p<D7B5><70><EFBFBD>EWJ<57>f\I<><49><EFBFBD><EFBFBD><EFBFBD>E"o<00>UC<55>;6LƝ1b<31>@<0F><>fy<1F><>8vYK<59>:<3A><>=<3D><><<3C>b7<>/犅<><0F>V%o<00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>3 ͉<><CD89><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk. <0B>fbQ <06><><1E>U<><55>2<><32><EFBFBD>5[a<06>@U<06>m<04><12><><EFBFBD>1<><31>A<02>`g<>?a<>C<EFBFBD><43>|'<27>`׈xO<> <20> g<><67><EFBFBD><00><><EFBFBD>xO?76<7F>K<EFBFBD>*<2A><00><><07><>KR<4B><52><EFBFBD>K<EFBFBD>2<EFBFBD><32><EFBFBD><EFBFBD>>Rx<52><13>g<EFBFBD><67>D<EFBFBD><44>o<EFBFBD>;<3B><><EFBFBD><EFBFBD><1E><><EFBFBD> @<40><><EFBFBD><EFBFBD>% <20><>L<EFBFBD><4C>* q<>AW<41> <09>ca ̙<>P՞.@/y<><01>
<00><>