Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(12).cnf.hdb

5 lines
690 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition~<00>v<00>x<01>T=O1 -<2D>b@<40><><EFBFBD><EFBFBD><EFBFBD> (<1F>XY:<3A> <20>I<EFBFBD>q<EFBFBD>_Gb9<62><13><> <20><> KOq<4F><71><17>/<2F>l'<27>&<26><>?<3F>tW2ՙVlP§Q<C2A7><51>nd<6E>q<EFBFBD><71><EFBFBD><12><>zT<19><><05><><EFBFBD><EFBFBD><EFBFBD>u὘W(<28>Z<EFBFBD>λ<EFBFBD><CEBB>q<EFBFBD><71>Q<EFBFBD>\<5C><>Ee<45>Qs
,lq&h?<3F><> <0C><><EFBFBD><16><><EFBFBD>O
f<EFBFBD><EFBFBD>i<1A><><EFBFBD><EFBFBD> ׁ<><D781><EFBFBD><EFBFBD><EFBFBD><EFBFBD>p*<2A><>wp#E<>><3E>*QJ=E}d<><64><EFBFBD>A=8<>VK<><4B>{F<>T,<2C>'i<><69><EFBFBD><EFBFBD>Z<EFBFBD><5A><EFBFBD>=<3D>ʊG<CA8A><47>M&<26><>f]<5D><>3J);<3B>0 D#I<>K<EFBFBD>Ilgpjk<6A>?<3F><><EFBFBD><EFBFBD>6<EFBFBD>w1<77><31><EFBFBD><EFBFBD><EFBFBD><EFBFBD><05>
<EFBFBD><EFBFBD><19><>1K<31><4B><EFBFBD><EFBFBD><EFBFBD><EFBFBD>cK<63>ޡ<><DEA1>dw+u<><00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>31 -<2D><><EFBFBD><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk.+<2B>fbQ <06><><1E>U<><55><EFBFBD><01><>~u<>V<EFBFBD>*v <20><><EFBFBD> p
<06>4/>8$<24><><EFBFBD>b4+<2B>P<><50><EFBFBD><EFBFBD>0<EFBFBD>J<01>N<EFBFBD><4E><EFBFBD><11><1E><>A<EFBFBD>A<EFBFBD><1E><><01>A!<21><>~n<>l`<60>U<>H <17><>XY<15>e楳<65>}<7D><><EFBFBD>'<27><>`<1F>i<>`w<>ǃ<EFBFBD>=\}94<><12><><EFBFBD>K@^<07>$ U<18><11><><EFBFBD><13>/<2F><><16>3<EFBFBD><33><EFBFBD>=]<5D>^<5E>t:<00><>