Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(11).cnf.hdb

2 lines
611 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition<6F>]vcx<01>QAn<41>0<10><><16><><EFBFBD>DψCϽq<CFBD>3Q/UJ촑Ý<ECB491>򆪧0<F286AAA7><30>N(<28>2<EFBFBD>ȳ<EFBFBD>Y<EFBFBD>z<EFBFBD><7A>~1<>1<EFBFBD><04><><1F><>u<EFBFBD>|<7C><><EFBFBD>'<27><><EFBFBD>RSq<><71><EFBFBD><EFBFBD>*?<Bdy<19><><EFBFBD>A<EFBFBD><1C><><EFBFBD><EFBFBD><EFBFBD>8?<3F><><EFBFBD>f<EFBFBD>[C<><43>65ű0<C5B1>n?<3F>.k|<7C><><EFBFBD><EFBFBD>:<3A>b<EFBFBD><62>pL(<28>CM<7F><4D><EFBFBD><EFBFBD>Ps<50><73>B<><42><6D>Wo<57><1C><>8<EFBFBD>a'<1A><>tv<>@<45><DD8D><<3C>c0<63>-V <20>t<>1<EFBFBD>O<EFBFBD><01>L<EFBFBD>v<EFBFBD><76><EFBFBD><EFBFBD>*X<><58>׵w<D7B5>8<EFBFBD>M<EFBFBD>%<12>?|<7C>f<00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>3 ͉<><CD89><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk. <0B>fbQ <06><><1E>U<><55>2<><32><EFBFBD>5[a<06>@U<06>m<04><12><><EFBFBD>1<><31>A<02>`g<>?a<>C<EFBFBD><43>|'<27>`׈xO<> <20> g<><67><EFBFBD><00><><EFBFBD>xO?76<7F>K<EFBFBD>*<2A><00><><07><>KR<4B><52><EFBFBD>K<EFBFBD>2<EFBFBD><32><EFBFBD><EFBFBD>>Rx<52><13>g<EFBFBD><67>D<EFBFBD><44>o<EFBFBD>;<3B><><EFBFBD><EFBFBD><1E><><EFBFBD> @<40><><EFBFBD><EFBFBD>% <20><>L<EFBFBD><4C>* q<>AW<41> <09>ca ̙<>P՞.@/y<><01>
<00><>