Files
FPGA_LVDS_PROTOCOL_ANALYSER/db/lvds_monitor.(10).cnf.hdb

3 lines
698 B
Plaintext
Raw Normal View History

<00> oo8Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition~<00>v<00>x<01>T=O1 -P>ŀ1<><31><EFBFBD> (<1F>XY:Q%@<40>&m<>;~9<12>ᗜӜ8 1<>a<EFBFBD><17><>yq|I<><49> ;4<><34><EFBFBD>.<12>z<EFBFBD><12>Y"<22>t <09> Oi7<69>0\iu<69>F<>b<EFBFBD><62>\<5C>G<EFBFBD>v<EFBFBD>z5<7A>.S<>-+<2B>7<EFBFBD><37><EFBFBD><01>F<EFBFBD>|<7C>gg<67><67>D<EFBFBD>9B! a<>߸c<>K<><4B><EFBFBD>tL<74>Kq<4B>g3<>^U<15><><EFBFBD>}<>R<>H<EFBFBD>nn<6E><07>7<EFBFBD><37>}<7D><>A<EFBFBD><41>}<7D><> )<29>L$9<><39><EFBFBD><EFBFBD> <07><><EFBFBD><EFBFBD>4<EFBFBD>\
<EFBFBD><EFBFBD>[<5B>.Ųz<12>X<EFBFBD><58><EFBFBD>u,q<><71><EFBFBD><EFBFBD><EFBFBD><EFBFBD>CY<43>T<EFBFBD><54><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>x<07>{<7B><><EFBFBD>Q<EFBFBD>ߍ^m <03>g&Jc<1A><> w<>אO<D790><4F><1F>%<25><><EFBFBD><EFBFBD>xk=+8<>găx\<5C><>h4<68>x<EFBFBD><78><1D><>C{X<><58>/<00><>x<01>d`d<>```8\X<><58><08><><EFBFBD>X<08><><EFBFBD><EFBFBD><EFBFBD>}<7D><>C<<3C><> <0C><>&<01>p<EFBFBD>v<EFBFBD>31 -<2D><><EFBFBD><EFBFBD>58<35><38><EFBFBD>5<EFBFBD><35>/$(<28><>A(<28>3Rk.+<2B>fbQ <06><><1E>U<><55><EFBFBD><01><>~u<>V<EFBFBD>*v <20><><EFBFBD> p
<06>4/>8$<24><><EFBFBD>b4+<2B>P<><50><EFBFBD><EFBFBD>0<EFBFBD>J<01>N<EFBFBD><4E><EFBFBD><11><1E><>A<EFBFBD>A<EFBFBD><1E><><01>A!<21><>~n<>l`<60>U<>H <17><>XY<15>e楳<65>}<7D><><EFBFBD>'<27><>`<1F>i<>`w<>ǃ<EFBFBD>=\}94<><12><><EFBFBD>K@^<07>$ U<18><11><><EFBFBD><13>/<2F><><16>3<EFBFBD><33><EFBFBD>=]<5D>^<5E>t:<00><>