This commit is contained in:
david rice
2026-04-16 15:38:15 +01:00
parent 2659d7a664
commit be57cd8fec
4 changed files with 182 additions and 0 deletions

View File

@@ -0,0 +1,136 @@
<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>MIPI Interactive Flicker Test &mdash; 2026-04-16 15:37:29</title>
<style>
body { font-family: Arial, sans-serif; max-width: 1020px; margin: 40px auto;
padding: 0 20px; color: #222; }
h1 { color: #1a3a5c; border-bottom: 2px solid #1a3a5c; padding-bottom: 8px; }
h2 { color: #1a3a5c; margin-top: 32px; }
h3 { color: #333; }
.meta { color: #555; font-size: 0.92em; margin-top: -6px; margin-bottom: 20px; }
.stop-box { background: #e8f4fd; border-left: 4px solid #1a3a5c;
padding: 10px 16px; margin: 16px 0 24px; border-radius: 3px; }
.stat { display: inline-block; margin: 0 16px 20px 0; padding: 12px 22px;
border-radius: 6px; font-size: 1.05em; font-weight: bold; }
.s-confirmed { background: #fdecea; border: 2px solid #c62828; color: #c62828; }
.s-false { background: #e8f5e9; border: 2px solid #2e7d32; color: #2e7d32; }
.s-claude-no { background: #fff8e1; border: 2px solid #f9a825; color: #795548; }
table { border-collapse: collapse; width: 100%; margin-top: 8px; }
th { background: #1a3a5c; color: white; padding: 7px 10px; text-align: left; }
td { border: 1px solid #ddd; padding: 5px 10px; }
tr:nth-child(even) { background: #fafafa; }
pre { margin: 0; }
</style>
</head>
<body>
<h1>MIPI Interactive Flicker Test Report</h1>
<p class="meta">
Generated: 2026-04-16 15:37:29 &nbsp;|&nbsp;
Model: claude-opus-4-6
</p>
<div class="stop-box">
<strong>Stop reason:</strong> Test interrupted by operator (Ctrl+C)
</div>
<div>
<div class="stat s-confirmed">0 confirmed flicker(s)</div>
<div class="stat s-false">7 false alarm(s)</div>
<div class="stat s-claude-no">16 Claude said no</div>
</div>
<h2>D-PHY Configuration</h2>
<p>
Pixel clock: <strong>72.0 MHz</strong> &nbsp;|&nbsp;
Bit rate: <strong>432.0 Mbit/s per lane</strong> &nbsp;|&nbsp;
Byte clock: <strong>54.000 MHz</strong>
(18.519&thinsp;ns/byte) &nbsp;|&nbsp;
UI: <strong>2.315 ns</strong>
</p>
<table>
<tr>
<th>Field</th><th>Spec (ns)</th><th>Rnd Best</th><th>Rnd Up</th>
<th>Extra</th><th>Final</th><th>Actual (ns)</th><th>Status</th>
</tr>
<tr><td><code>lpx</code></td><td>&ge; 50.0</td><td>3</td><td>3</td><td>+0</td><td><strong>3</strong></td><td>55.56</td><td>&#10003;</td></tr>
<tr><td><code>hs_prepare</code></td><td>49.3 &ndash; 98.9</td><td>3</td><td>3</td><td>+0</td><td><strong>3</strong></td><td>55.56</td><td>&#10003;</td></tr>
<tr><td><code>hs_zero</code></td><td>&ge; 112.6</td><td>6</td><td>7</td><td>+0</td><td><strong>7</strong></td><td>129.63</td><td>&#10003;</td></tr>
<tr><td><code>hs_trail</code></td><td>&ge; 69.3</td><td>4</td><td>4</td><td>+0</td><td><strong>4</strong></td><td>74.07</td><td>&#10003;</td></tr>
<tr><td><code>hs_exit</code></td><td>&ge; 100.0</td><td>5</td><td>6</td><td>+0</td><td><strong>6</strong></td><td>111.11</td><td>&#10003;</td></tr>
<tr><td><code>clk_prepare</code></td><td>38.0 &ndash; 95.0</td><td>2</td><td>3</td><td>+0</td><td><strong>3</strong></td><td>55.56</td><td>&#10003;</td></tr>
<tr><td><code>clk_zero</code></td><td>&ge; 244.4</td><td>13</td><td>14</td><td>+0</td><td><strong>14</strong></td><td>259.26</td><td>&#10003;</td></tr>
<tr><td><code>clk_post</code></td><td>&ge; 180.4</td><td>10</td><td>10</td><td>+0</td><td><strong>10</strong></td><td>185.19</td><td>&#10003;</td></tr>
<tr><td><code>clk_trail</code></td><td>&ge; 60.0</td><td>3</td><td>4</td><td>+0</td><td><strong>4</strong></td><td>74.07</td><td>&#10003;</td></tr>
</table>
<p style="color:#2e7d32">&#10003; All D-PHY v1.1 Table&nbsp;14 constraints satisfied.</p>
<h3>Samsung DSIM Registers</h3>
<table>
<tr><th>Register</th><th>Address</th><th>Value</th><th>Field breakdown</th></tr>
<tr>
<td>PHY_TIMING</td><td><code>0xb4</code></td>
<td><code>0x00000306</code></td>
<td>lpx=3 &nbsp; hs_exit=6</td>
</tr>
<tr>
<td>PHY_TIMING1</td><td><code>0xb8</code></td>
<td><code>0x030e0a04</code></td>
<td>clk_prepare=3 &nbsp; clk_zero=14 &nbsp;
clk_post=10 &nbsp; clk_trail=4</td>
</tr>
<tr>
<td>PHY_TIMING2</td><td><code>0xbc</code></td>
<td><code>0x00030704</code></td>
<td>hs_prepare=3 &nbsp; hs_zero=7 &nbsp;
hs_trail=4</td>
</tr>
</table>
<h3>u-boot Commands</h3>
<pre style="background:#f5f5f5;padding:12px;border-radius:4px;
white-space:pre-wrap;font-size:0.88em"># D-PHY PHY timing registers (pixel clock 72.0 MHz, 432.0 Mbit/s, byte clock 54.000 MHz)
#
# PHY_TIMING (0xb4) = 0x00000306 lpx=3 hs_exit=6
# PHY_TIMING1 (0xb8) = 0x030e0a04 clk_prepare=3 clk_zero=14 clk_post=10 clk_trail=4
# PHY_TIMING2 (0xbc) = 0x00030704 hs_prepare=3 hs_zero=7 hs_trail=4
# Enable Round-Up rounding (dsi-tweak bit 2)
setenv flb_dtovar &quot;${flb_dtovar} dsi-tweak=4&quot;
saveenv
boot</pre>
<h2>Event Log</h2>
<table>
<tr>
<th>Capture</th><th>Timestamp</th><th>Channel</th>
<th>LP-low plateau</th><th>LP exit&rarr;HS</th><th>LP-11 voltage</th>
<th>Claude: flicker?</th><th>Outcome</th>
</tr>
<tr><td>0002</td><td>20260416_120916</td><td>dat</td><td>342.7 ns</td><td>347.7 ns</td><td>1.017 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0019</td><td>20260416_121548</td><td>dat</td><td>342.3 ns</td><td>347.5 ns</td><td>1.017 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0079</td><td>20260416_123835</td><td>dat</td><td style="color:red">49.6 ns</td><td>1.2 ns</td><td>1.016 V</td><td>YES</td><td><span style="color:#2e7d32;font-weight:bold">&#10003; FALSE ALARM</span></td></tr><tr><td>0084</td><td>20260416_124741</td><td>dat</td><td>108.1 ns</td><td>113.2 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0110</td><td>20260416_125738</td><td>dat</td><td style="color:red">46.6 ns</td><td>2.9 ns</td><td>1.016 V</td><td>YES</td><td><span style="color:#2e7d32;font-weight:bold">&#10003; FALSE ALARM</span></td></tr><tr><td>0119</td><td>20260416_130120</td><td>dat</td><td>342.6 ns</td><td>347.8 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0120</td><td>20260416_130151</td><td>dat</td><td>108.2 ns</td><td>113.3 ns</td><td>1.015 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0136</td><td>20260416_130807</td><td>dat</td><td>342.7 ns</td><td>347.8 ns</td><td>1.015 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0158</td><td>20260416_131640</td><td>dat</td><td style="color:red">27.2 ns</td><td>2.4 ns</td><td>1.016 V</td><td>YES</td><td><span style="color:#2e7d32;font-weight:bold">&#10003; FALSE ALARM</span></td></tr><tr><td>0164</td><td>20260416_131918</td><td>dat</td><td>342.4 ns</td><td>347.8 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0170</td><td>20260416_132143</td><td>dat</td><td>108.0 ns</td><td>113.0 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0172</td><td>20260416_132237</td><td>dat</td><td>342.6 ns</td><td>347.5 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0191</td><td>20260416_133001</td><td>dat</td><td>342.4 ns</td><td>347.6 ns</td><td>1.015 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0206</td><td>20260416_133554</td><td>dat</td><td style="color:red">44.6 ns</td><td>1.8 ns</td><td>1.015 V</td><td>YES</td><td><span style="color:#2e7d32;font-weight:bold">&#10003; FALSE ALARM</span></td></tr><tr><td>0261</td><td>20260416_135714</td><td>dat</td><td style="color:red">49.3 ns</td><td>0.8 ns</td><td>1.016 V</td><td>YES</td><td><span style="color:#2e7d32;font-weight:bold">&#10003; FALSE ALARM</span></td></tr><tr><td>0274</td><td>20260416_140229</td><td>dat</td><td>342.7 ns</td><td>347.8 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0279</td><td>20260416_140431</td><td>dat</td><td>107.8 ns</td><td>113.0 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0280</td><td>20260416_140501</td><td>dat</td><td>342.8 ns</td><td>347.9 ns</td><td>1.012 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0281</td><td>20260416_140531</td><td>dat</td><td>342.6 ns</td><td>347.5 ns</td><td>1.016 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0293</td><td>20260416_141016</td><td>dat</td><td style="color:red">25.6 ns</td><td>1.9 ns</td><td>1.016 V</td><td>YES</td><td><span style="color:#2e7d32;font-weight:bold">&#10003; FALSE ALARM</span></td></tr><tr><td>0309</td><td>20260416_141640</td><td>dat</td><td>342.8 ns</td><td>347.6 ns</td><td>1.015 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0322</td><td>20260416_142146</td><td>dat</td><td>342.7 ns</td><td>347.8 ns</td><td>1.015 V</td><td>NO</td><td><span style="color:#e65100">Claude said NO — user not asked</span></td></tr><tr><td>0338</td><td>20260416_142759</td><td>dat</td><td style="color:red">None ns</td><td>None ns</td><td>1.015 V</td><td>YES</td><td><span style="color:#2e7d32;font-weight:bold">&#10003; FALSE ALARM</span></td></tr>
</table>
<h2>Claude Assessments</h2><h3>Capture 0079 [20260416_123835] — FALSE ALARM</h3><pre style="background:#f5f5f5;padding:12px;border-radius:4px;white-space:pre-wrap;font-size:0.88em">YES
The LP-low plateau measured at 49.650 ns is right at the absolute edge of the SN65DSI83&#x27;s 50 ns minimum detection threshold, and the pre-processor flag reports 49.6 ns which falls below spec. More critically, the LP exit → HS transition duration of only 11.2 ns is drastically below the 50 ns minimum, indicating the LP-01/LP-00 preamble states are essentially absent or compressed beyond what the bridge can reliably sample. With the SoT entry sequence this severely truncated, the SN65DSI83 would very likely miss the start-of-transmission, causing it to lose synchronization on this HS burst and produce visible flicker.</pre><h3>Capture 0110 [20260416_125738] — FALSE ALARM</h3><pre style="background:#f5f5f5;padding:12px;border-radius:4px;white-space:pre-wrap;font-size:0.88em">YES
The LP-low plateau of 46.647 ns is below the SN65DSI83&#x27;s required ≥ 50 ns minimum for reliable SoT detection, falling short by approximately 33.4 ns. Additionally, the LP exit-to-HS transition time of only 2.93 ns is drastically below the 50 ns spec minimum, confirming that the LP-01/LP-00 preamble states are too brief for the bridge&#x27;s LP receiver to properly recognize the start-of-transmission sequence. With both critical timing parameters violated, the SN65DSI83 will almost certainly miss this SoT event, resulting in a lost HS burst and visible display flicker.</pre><h3>Capture 0158 [20260416_131640] — FALSE ALARM</h3><pre style="background:#f5f5f5;padding:12px;border-radius:4px;white-space:pre-wrap;font-size:0.88em">YES
The LP-low plateau of 27.2 ns is well below the SN65DSI83&#x27;s required 50 ns minimum for reliable SoT detection. Additionally, the LP exit-to-HS transition time of only 2.4 ns is far too brief (spec ≥ 50 ns), meaning the LP-01/LP-00 states were essentially absent or unresolvable by the bridge&#x27;s receiver. The HS amplitude of 37 mV is also critically low—below the 50 mV threshold indicating a near-absent or severely attenuated HS burst—which strongly suggests the bridge failed to lock onto the data stream. All three anomalies together make it virtually certain the SN65DSI83 missed this SoT, resulting in a dropped frame and visible flicker.</pre><h3>Capture 0206 [20260416_133554] — FALSE ALARM</h3><pre style="background:#f5f5f5;padding:12px;border-radius:4px;white-space:pre-wrap;font-size:0.88em">YES
The LP-low plateau of 44.6 ns is below the SN65DSI83&#x27;s required ≥ 50 ns minimum for reliable SoT detection, and the LP exit-to-HS transition time of only 1.82 ns is drastically shorter than the 50 ns spec minimum, meaning the LP-01/LP-00 preamble states are essentially absent from the bridge&#x27;s perspective. With both timing parameters failing spec by significant margins, the SN65DSI83 will almost certainly miss this SoT entry, causing it to lose synchronization on this HS burst and produce a visible flicker event. The HS amplitude at 122 mV and LP-11 voltage at 1.015 V are within normal bounds, confirming the root cause is purely the truncated LP-low preamble timing rather than a signal amplitude issue.</pre><h3>Capture 0261 [20260416_135714] — FALSE ALARM</h3><pre style="background:#f5f5f5;padding:12px;border-radius:4px;white-space:pre-wrap;font-size:0.88em">YES
The LP-low plateau of 49.3 ns is below the SN65DSI83&#x27;s required 50 ns minimum for reliable SoT detection, and the LP exit-to-HS transition of only ~1 ns confirms the LP-01/LP-00 preamble states were essentially absent or far too brief (spec ≥ 50 ns). Additionally, the HS amplitude of ~30 mV is dramatically below the normal 105122 mV range and falls below the 50 mV &quot;absent&quot; threshold, indicating the bridge almost certainly failed to lock onto the HS data burst. Taken together — a marginal/sub-spec LP-low plateau, a virtually nonexistent LP exit duration, and an abnormally low HS amplitude — this capture strongly indicates a missed SoT event that would produce visible flicker.</pre><h3>Capture 0293 [20260416_141016] — FALSE ALARM</h3><pre style="background:#f5f5f5;padding:12px;border-radius:4px;white-space:pre-wrap;font-size:0.88em">YES
The LP-low plateau of 25.626 ns is roughly half the 50 ns minimum required by the SN65DSI83 to reliably detect the Start-of-Transmission sequence, and the LP-exit-to-HS transition of only 1.92 ns confirms the LP-01/LP-00 states were far too brief for the bridge&#x27;s input comparators to register. Additionally, the HS amplitude of ~44 mV is well below the normal 105122 mV range and sits under the 50 mV threshold, indicating the bridge almost certainly did not lock onto the HS data burst even if it had detected the SoT. Together, a failed SoT detection combined with sub-threshold HS signaling makes it virtually certain this capture corresponds to a missed video line or frame, producing visible flicker.</pre><h3>Capture 0338 [20260416_142759] — FALSE ALARM</h3><pre style="background:#f5f5f5;padding:12px;border-radius:4px;white-space:pre-wrap;font-size:0.88em">YES
The LP-low plateau is reported as `None` (absent), meaning the DAT0 lane never presented a valid LP-01/LP-00 preamble long enough to be measured — far below the SN65DSI83&#x27;s required ≥ 50 ns detection threshold. Additionally, the HS amplitude of only 3.1 mV is essentially absent (normal range 105122 mV, with &lt; 50 mV classified as absent), confirming the bridge never locked onto a valid HS burst. Together, the missing SoT preamble and negligible HS swing mean the SN65DSI83 could not detect start-of-transmission, virtually guaranteeing a missed frame and visible flicker.</pre>
</body>
</html>

View File

@@ -100,3 +100,26 @@ logged_at,capture_ts,capture_num,channel,lp_low_duration_ns,lp11_to_hs_ns,lp11_v
2026-04-16 11:24:53,20260416_112431,0002,dat,342.6,3.7,1.016
2026-04-16 11:25:52,20260416_112531,0004,dat,342.6,3.8,1.016
2026-04-16 11:26:51,20260416_112630,0006,dat,108.0,3.3,1.017
2026-04-16 12:09:37,20260416_120916,0002,dat,342.7,347.7,1.017
2026-04-16 12:16:09,20260416_121548,0019,dat,342.3,347.5,1.017
2026-04-16 12:38:57,20260416_123835,0079,dat,49.6,1.2,1.016
2026-04-16 12:48:03,20260416_124741,0084,dat,108.1,113.2,1.016
2026-04-16 12:57:59,20260416_125738,0110,dat,46.6,2.9,1.016
2026-04-16 13:01:42,20260416_130120,0119,dat,342.6,347.8,1.016
2026-04-16 13:02:15,20260416_130151,0120,dat,108.2,113.3,1.015
2026-04-16 13:08:29,20260416_130807,0136,dat,342.7,347.8,1.015
2026-04-16 13:17:01,20260416_131640,0158,dat,27.2,2.4,1.016
2026-04-16 13:19:40,20260416_131918,0164,dat,342.4,347.8,1.016
2026-04-16 13:22:06,20260416_132143,0170,dat,108.0,113.0,1.016
2026-04-16 13:22:58,20260416_132237,0172,dat,342.6,347.5,1.016
2026-04-16 13:30:23,20260416_133001,0191,dat,342.4,347.6,1.015
2026-04-16 13:36:15,20260416_133554,0206,dat,44.6,1.8,1.015
2026-04-16 13:57:35,20260416_135714,0261,dat,49.3,0.8,1.016
2026-04-16 14:02:50,20260416_140229,0274,dat,342.7,347.8,1.016
2026-04-16 14:04:53,20260416_140431,0279,dat,107.8,113.0,1.016
2026-04-16 14:05:22,20260416_140501,0280,dat,342.8,347.9,1.012
2026-04-16 14:05:52,20260416_140531,0281,dat,342.6,347.5,1.016
2026-04-16 14:10:37,20260416_141016,0293,dat,25.6,1.9,1.016
2026-04-16 14:17:02,20260416_141640,0309,dat,342.8,347.6,1.015
2026-04-16 14:22:07,20260416_142146,0322,dat,342.7,347.8,1.015
2026-04-16 14:28:21,20260416_142759,0338,dat,,,1.015
1 logged_at capture_ts capture_num channel lp_low_duration_ns lp11_to_hs_ns lp11_voltage_v
100 2026-04-16 11:24:53 20260416_112431 0002 dat 342.6 3.7 1.016
101 2026-04-16 11:25:52 20260416_112531 0004 dat 342.6 3.8 1.016
102 2026-04-16 11:26:51 20260416_112630 0006 dat 108.0 3.3 1.017
103 2026-04-16 12:09:37 20260416_120916 0002 dat 342.7 347.7 1.017
104 2026-04-16 12:16:09 20260416_121548 0019 dat 342.3 347.5 1.017
105 2026-04-16 12:38:57 20260416_123835 0079 dat 49.6 1.2 1.016
106 2026-04-16 12:48:03 20260416_124741 0084 dat 108.1 113.2 1.016
107 2026-04-16 12:57:59 20260416_125738 0110 dat 46.6 2.9 1.016
108 2026-04-16 13:01:42 20260416_130120 0119 dat 342.6 347.8 1.016
109 2026-04-16 13:02:15 20260416_130151 0120 dat 108.2 113.3 1.015
110 2026-04-16 13:08:29 20260416_130807 0136 dat 342.7 347.8 1.015
111 2026-04-16 13:17:01 20260416_131640 0158 dat 27.2 2.4 1.016
112 2026-04-16 13:19:40 20260416_131918 0164 dat 342.4 347.8 1.016
113 2026-04-16 13:22:06 20260416_132143 0170 dat 108.0 113.0 1.016
114 2026-04-16 13:22:58 20260416_132237 0172 dat 342.6 347.5 1.016
115 2026-04-16 13:30:23 20260416_133001 0191 dat 342.4 347.6 1.015
116 2026-04-16 13:36:15 20260416_133554 0206 dat 44.6 1.8 1.015
117 2026-04-16 13:57:35 20260416_135714 0261 dat 49.3 0.8 1.016
118 2026-04-16 14:02:50 20260416_140229 0274 dat 342.7 347.8 1.016
119 2026-04-16 14:04:53 20260416_140431 0279 dat 107.8 113.0 1.016
120 2026-04-16 14:05:22 20260416_140501 0280 dat 342.8 347.9 1.012
121 2026-04-16 14:05:52 20260416_140531 0281 dat 342.6 347.5 1.016
122 2026-04-16 14:10:37 20260416_141016 0293 dat 25.6 1.9 1.016
123 2026-04-16 14:17:02 20260416_141640 0309 dat 342.8 347.6 1.015
124 2026-04-16 14:22:07 20260416_142146 0322 dat 342.7 347.8 1.015
125 2026-04-16 14:28:21 20260416_142759 0338 dat 1.015

View File

@@ -30,3 +30,26 @@ logged_at,capture_ts,capture_num,claude_said_flicker,user_confirmed,lp_low_ns,re
2026-04-16 11:25:07,20260416_112431,0002,YES,NO,342.6,"YES The LP-low plateau at 343 ns is well above the 50 ns SN65DSI83 detection threshold, so the SoT preamble timing itself is not the problem here. Ho"
2026-04-16 11:26:06,20260416_112531,0004,YES,NO,342.6,"YES Although the LP-low plateau itself is 343 ns (well above the 50 ns minimum), the critical failure here is the HS amplitude of only 17 mV, far bel"
2026-04-16 11:27:06,20260416_112630,0006,YES,NO,108.0,"YES Although the LP-low plateau itself measures 108 ns (above the 50 ns minimum), the critical failure here is the **LP exit → HS transition of only "
2026-04-16 12:09:44,20260416_120916,0002,NO,NOT_ASKED,342.7,NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.7 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement f
2026-04-16 12:16:16,20260416_121548,0019,NO,NOT_ASKED,342.3,NO The LP-low plateau of 342.3 ns and LP-11→HS transition time of 347.5 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for SoT
2026-04-16 12:46:09,20260416_123835,0079,YES,NO,49.6,"YES The LP-low plateau measured at 49.650 ns is right at the absolute edge of the SN65DSI83's 50 ns minimum detection threshold, and the pre-process"
2026-04-16 12:48:09,20260416_124741,0084,NO,NOT_ASKED,108.1,"NO The LP-low plateau of 108.1 ns and the LP-11-to-HS transition time of 113.2 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement, "
2026-04-16 12:58:17,20260416_125738,0110,YES,NO,46.6,"YES The LP-low plateau of 46.647 ns is below the SN65DSI83's required ≥ 50 ns minimum for reliable SoT detection, falling short by approximately 33"
2026-04-16 13:01:50,20260416_130120,0119,NO,NOT_ASKED,342.6,"NO The LP-low plateau of 342.6 ns far exceeds the SN65DSI83's 50 ns minimum requirement for SoT detection, and the LP→HS transition timing of 347.8 n"
2026-04-16 13:02:22,20260416_130151,0120,NO,NOT_ASKED,108.2,"NO The LP-low plateau of 108.2 ns and the LP-11→HS transition time of 113.3 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement, so "
2026-04-16 13:08:35,20260416_130807,0136,NO,NOT_ASKED,342.7,"NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement, "
2026-04-16 13:17:22,20260416_131640,0158,YES,NO,27.2,"YES The LP-low plateau of 27.2 ns is well below the SN65DSI83's required 50 ns minimum for reliable SoT detection. Additionally, the LP exit-to-HS tr"
2026-04-16 13:19:47,20260416_131918,0164,NO,NOT_ASKED,342.4,NO The LP-low plateau of 342.4 ns and LP-11→HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for SoT
2026-04-16 13:22:12,20260416_132143,0170,NO,NOT_ASKED,108.0,"NO The LP-low plateau of 108.0 ns comfortably exceeds the SN65DSI83's 50 ns minimum requirement, and the LP-11 voltage (1.016 V) and LP-exit-to-HS ti"
2026-04-16 13:23:07,20260416_132237,0172,NO,NOT_ASKED,342.6,"NO The LP-low plateau of 342.6 ns far exceeds the SN65DSI83's 50 ns minimum requirement for SoT detection, and the LP→HS transition timing of 348 ns "
2026-04-16 13:30:31,20260416_133001,0191,NO,NOT_ASKED,342.4,NO The LP-low plateau of 342.4 ns and the LP-11-to-HS transition time of 347.6 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement f
2026-04-16 13:36:31,20260416_133554,0206,YES,NO,44.6,"YES The LP-low plateau of 44.6 ns is below the SN65DSI83's required ≥ 50 ns minimum for reliable SoT detection, and the LP exit-to-HS transition time"
2026-04-16 13:57:51,20260416_135714,0261,YES,NO,49.3,"YES The LP-low plateau of 49.3 ns is below the SN65DSI83's required 50 ns minimum for reliable SoT detection, and the LP exit-to-HS transition of onl"
2026-04-16 14:02:58,20260416_140229,0274,NO,NOT_ASKED,342.7,NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement f
2026-04-16 14:05:00,20260416_140431,0279,NO,NOT_ASKED,107.8,"NO The LP-low plateau measures 107.8 ns, which comfortably exceeds the SN65DSI83's 50 ns minimum requirement for SoT detection, and the LP-11 voltage"
2026-04-16 14:05:29,20260416_140501,0280,NO,NOT_ASKED,342.8,NO The LP-low plateau of 342.8 ns and the LP-11→HS transition time of 347.9 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for
2026-04-16 14:06:00,20260416_140531,0281,NO,NOT_ASKED,342.6,"NO The LP-low plateau of 342.6 ns and the LP-11→HS transition time of 347.5 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement, so "
2026-04-16 14:10:54,20260416_141016,0293,YES,NO,25.6,YES The LP-low plateau of 25.626 ns is roughly half the 50 ns minimum required by the SN65DSI83 to reliably detect the Start-of-Transmission sequenc
2026-04-16 14:17:09,20260416_141640,0309,NO,NOT_ASKED,342.8,NO The LP-low plateau of 342.8 ns and the LP-11→HS transition time of 347.6 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for
2026-04-16 14:22:13,20260416_142146,0322,NO,NOT_ASKED,342.7,"NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement, "
2026-04-16 15:36:49,20260416_142759,0338,YES,NO,,"YES The LP-low plateau is reported as `None` (absent), meaning the DAT0 lane never presented a valid LP-01/LP-00 preamble long enough to be measured "
1 logged_at capture_ts capture_num claude_said_flicker user_confirmed lp_low_ns reasoning_summary
30 2026-04-16 11:25:07 20260416_112431 0002 YES NO 342.6 YES The LP-low plateau at 343 ns is well above the 50 ns SN65DSI83 detection threshold, so the SoT preamble timing itself is not the problem here. Ho
31 2026-04-16 11:26:06 20260416_112531 0004 YES NO 342.6 YES Although the LP-low plateau itself is 343 ns (well above the 50 ns minimum), the critical failure here is the HS amplitude of only 17 mV, far bel
32 2026-04-16 11:27:06 20260416_112630 0006 YES NO 108.0 YES Although the LP-low plateau itself measures 108 ns (above the 50 ns minimum), the critical failure here is the **LP exit → HS transition of only
33 2026-04-16 12:09:44 20260416_120916 0002 NO NOT_ASKED 342.7 NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.7 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement f
34 2026-04-16 12:16:16 20260416_121548 0019 NO NOT_ASKED 342.3 NO The LP-low plateau of 342.3 ns and LP-11→HS transition time of 347.5 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for SoT
35 2026-04-16 12:46:09 20260416_123835 0079 YES NO 49.6 YES The LP-low plateau measured at 49.6–50 ns is right at the absolute edge of the SN65DSI83's 50 ns minimum detection threshold, and the pre-process
36 2026-04-16 12:48:09 20260416_124741 0084 NO NOT_ASKED 108.1 NO The LP-low plateau of 108.1 ns and the LP-11-to-HS transition time of 113.2 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement,
37 2026-04-16 12:58:17 20260416_125738 0110 YES NO 46.6 YES The LP-low plateau of 46.6–47 ns is below the SN65DSI83's required ≥ 50 ns minimum for reliable SoT detection, falling short by approximately 3–3
38 2026-04-16 13:01:50 20260416_130120 0119 NO NOT_ASKED 342.6 NO The LP-low plateau of 342.6 ns far exceeds the SN65DSI83's 50 ns minimum requirement for SoT detection, and the LP→HS transition timing of 347.8 n
39 2026-04-16 13:02:22 20260416_130151 0120 NO NOT_ASKED 108.2 NO The LP-low plateau of 108.2 ns and the LP-11→HS transition time of 113.3 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement, so
40 2026-04-16 13:08:35 20260416_130807 0136 NO NOT_ASKED 342.7 NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement,
41 2026-04-16 13:17:22 20260416_131640 0158 YES NO 27.2 YES The LP-low plateau of 27.2 ns is well below the SN65DSI83's required 50 ns minimum for reliable SoT detection. Additionally, the LP exit-to-HS tr
42 2026-04-16 13:19:47 20260416_131918 0164 NO NOT_ASKED 342.4 NO The LP-low plateau of 342.4 ns and LP-11→HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for SoT
43 2026-04-16 13:22:12 20260416_132143 0170 NO NOT_ASKED 108.0 NO The LP-low plateau of 108.0 ns comfortably exceeds the SN65DSI83's 50 ns minimum requirement, and the LP-11 voltage (1.016 V) and LP-exit-to-HS ti
44 2026-04-16 13:23:07 20260416_132237 0172 NO NOT_ASKED 342.6 NO The LP-low plateau of 342.6 ns far exceeds the SN65DSI83's 50 ns minimum requirement for SoT detection, and the LP→HS transition timing of 348 ns
45 2026-04-16 13:30:31 20260416_133001 0191 NO NOT_ASKED 342.4 NO The LP-low plateau of 342.4 ns and the LP-11-to-HS transition time of 347.6 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement f
46 2026-04-16 13:36:31 20260416_133554 0206 YES NO 44.6 YES The LP-low plateau of 44.6 ns is below the SN65DSI83's required ≥ 50 ns minimum for reliable SoT detection, and the LP exit-to-HS transition time
47 2026-04-16 13:57:51 20260416_135714 0261 YES NO 49.3 YES The LP-low plateau of 49.3 ns is below the SN65DSI83's required 50 ns minimum for reliable SoT detection, and the LP exit-to-HS transition of onl
48 2026-04-16 14:02:58 20260416_140229 0274 NO NOT_ASKED 342.7 NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement f
49 2026-04-16 14:05:00 20260416_140431 0279 NO NOT_ASKED 107.8 NO The LP-low plateau measures 107.8 ns, which comfortably exceeds the SN65DSI83's 50 ns minimum requirement for SoT detection, and the LP-11 voltage
50 2026-04-16 14:05:29 20260416_140501 0280 NO NOT_ASKED 342.8 NO The LP-low plateau of 342.8 ns and the LP-11→HS transition time of 347.9 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for
51 2026-04-16 14:06:00 20260416_140531 0281 NO NOT_ASKED 342.6 NO The LP-low plateau of 342.6 ns and the LP-11→HS transition time of 347.5 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement, so
52 2026-04-16 14:10:54 20260416_141016 0293 YES NO 25.6 YES The LP-low plateau of 25.6–26 ns is roughly half the 50 ns minimum required by the SN65DSI83 to reliably detect the Start-of-Transmission sequenc
53 2026-04-16 14:17:09 20260416_141640 0309 NO NOT_ASKED 342.8 NO The LP-low plateau of 342.8 ns and the LP-11→HS transition time of 347.6 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement for
54 2026-04-16 14:22:13 20260416_142146 0322 NO NOT_ASKED 342.7 NO The LP-low plateau of 342.7 ns and the LP-11-to-HS transition time of 347.8 ns both comfortably exceed the SN65DSI83's 50 ns minimum requirement,
55 2026-04-16 15:36:49 20260416_142759 0338 YES NO YES The LP-low plateau is reported as `None` (absent), meaning the DAT0 lane never presented a valid LP-01/LP-00 preamble long enough to be measured