Arrive/MiPi_TEST
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Parked for now

Browse Source
This commit is contained in:
david rice
2026-05-15 16:32:15 +01:00
parent d73aa2f2a4
commit 39f4355b8d
21 changed files with 3031 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
flicker_watch.py
View File

@@ -49,7 +49,7 @@ GOOD_DIR = DATA_DIR / "good"
# *only* when the clock lane goes LP for longer than expected,
# i.e. an actual glitch. Pairs with sn65_monitor.py to
# capture the wire-side view of a PLL-unlock event.
TRIGGER_MODE = "CLK_GLITCH" # or "LP_DAT"
TRIGGER_MODE = "LP_DAT" # or "CLK_GLITCH"
# Increased from 1 ms to 100 ms. Earlier runs at 1 ms triggered on every
# V-blank (≈0.5/sec on this display) — far too often to be useful. The
# observed PLL-unlock event from sn65_monitor is ~150 ms, so 100 ms